Layout-area models for high-level synthesis | IEEE Conference Publication | IEEE Xplore