Chip layer assignment method for analytical placement of 3D ICs | IEEE Conference Publication | IEEE Xplore