A new algorithm with minimum track for four layer channel routing in VLSI design | IEEE Conference Publication | IEEE Xplore