Ternary cache: Three-valued MLC STT-RAM caches | IEEE Conference Publication | IEEE Xplore