A Low Power Celp Decoder VLSI Architecture With Reduced Memory Requirement For Low Bit Rate Speech Codec | IEEE Conference Publication | IEEE Xplore