Design of high speed low power multiplier using Reversible logic: A Vedic mathematical approach | IEEE Conference Publication | IEEE Xplore