Implementation of optimized vedic multiplier using CMOS technology | IEEE Conference Publication | IEEE Xplore