Comparison of 14 Different Gate Level 1-bit Full Adder Design at Constant Delay | IEEE Conference Publication | IEEE Xplore