Design of Low Power, Area Efficient 2–4 Mixed Logic Line Decoder | IEEE Conference Publication | IEEE Xplore