Dead space reduction of floorplan using simulated annealing algorithm | IEEE Conference Publication | IEEE Xplore