DEC ECC design to improve memory reliability in Sub-100nm technologies | IEEE Conference Publication | IEEE Xplore