Combination of constant matrix multiplication and gate-level approaches for area and power efficient hybrid radix-2 DIT FFT realization | IEEE Conference Publication | IEEE Xplore