Timing analysis of dual-edge-triggered flip-flop based circuits with clock gating | IEEE Conference Publication | IEEE Xplore