A 10-bit 1-MS/s Low-Power SAR ADC with an Integrated Buffer in Dual Sample-and-Hold Architecture | IEEE Conference Publication | IEEE Xplore