Design of parity preserving reversible sequential circuits | IEEE Conference Publication | IEEE Xplore