DSP architecture with folded tree for power constraint devices | IEEE Conference Publication | IEEE Xplore