A feasibility study for a fault current limiter to reduce voltage sags at sensible loads | IEEE Conference Publication | IEEE Xplore