A method of designing irregular subarray architectures for partially adaptive processing | IEEE Conference Publication | IEEE Xplore