AES hardware implementation in FPGA for algorithm acceleration purpose | IEEE Conference Publication | IEEE Xplore