Compact modeling of on-chip ESD protection using standard MOS and BJT models | IEEE Conference Publication | IEEE Xplore