A new 6-transistor SRAM cell for low power cache design | IEEE Conference Publication | IEEE Xplore