Interfacing cores with on-chip packet-switched networks | IEEE Conference Publication | IEEE Xplore