False path and clock scheduling based yield-aware gate sizing | IEEE Conference Publication | IEEE Xplore