A circuit design for clamping an overvoltage in three-level GTO inverters | IEEE Conference Publication | IEEE Xplore