Comparison of the chip area usage of 2-level and 3-level voltage source converter topologies | IEEE Conference Publication | IEEE Xplore