Modelling weak avalanche multiplication currents in IGFETS and SOS transistors for CAD | IEEE Conference Publication | IEEE Xplore