Lateral DMOS design for ESD robustness | IEEE Conference Publication | IEEE Xplore