Self-aligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel | IEEE Conference Publication | IEEE Xplore