100 nm gate length high performance/low power CMOS transistor structure | IEEE Conference Publication | IEEE Xplore