A new analytical delay and noise model for on-chip RLC interconnect | IEEE Conference Publication | IEEE Xplore