A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors | IEEE Conference Publication | IEEE Xplore