A 45nm low power system-on-chip technology with dual gate (logic and I/O) high-k/metal gate strained silicon transistors | IEEE Conference Publication | IEEE Xplore