A scalable VLSI architecture for binary prefix sums | IEEE Conference Publication | IEEE Xplore