Soft Error Performance of High-Speed Pulsed-DICE-Latch Design in 16 nm and 7 nm FinFET Processes | IEEE Conference Publication | IEEE Xplore