Yield optimization of analog MOS integrated circuits including transistor mismatch | IEEE Conference Publication | IEEE Xplore