Optimal logarithmic adder structures with a fanout of two for minimizing the area-delay product | IEEE Conference Publication | IEEE Xplore