An efficient VLSI/FPGA architecture for combining an analysis filterbank following a synthesis filterbank | IEEE Conference Publication | IEEE Xplore