Design of error-tolerant cache memory for multithreaded computing | IEEE Conference Publication | IEEE Xplore