A novel VLSI iterative divider architecture for fast quotient generation | IEEE Conference Publication | IEEE Xplore