Analytical equivalent circuit modeling for multiple core vias in a high-speed package | IEEE Conference Publication | IEEE Xplore