Transistor-level monolithic 3D standard cell layout optimization for full-chip static power integrity | IEEE Conference Publication | IEEE Xplore