Block and track method for automated layout generation of MOS-LSI arrays | IEEE Conference Publication | IEEE Xplore