LSI chip design for testability | IEEE Conference Publication | IEEE Xplore