FET logic configuration | IEEE Conference Publication | IEEE Xplore