A capacitance coupled bit line cell for Mb level DRAMs | IEEE Conference Publication | IEEE Xplore