An 80 b, 6.7 MFLOPS floating-point processor with vector/matrix instructions | IEEE Conference Publication | IEEE Xplore