PLL design for a 500 MB/s interface | IEEE Conference Publication | IEEE Xplore