Improved parameterized efficient FPGA implementations of parallel 1-D filtering algorithms using Xilinx System Generator | IEEE Conference Publication | IEEE Xplore