Complexity and low power issues for on-chip interconnections in MPSoC system level design | IEEE Conference Publication | IEEE Xplore