Multi-Phase Clocking for Multi-Threaded Gate-Level-Pipelined Superconductive Logic | IEEE Conference Publication | IEEE Xplore